The device concept of operating ferroelectric field effect transistors (FETs) in the negative capacitance (NC) regime offers a promising route for achieving energy-efficient logic applications that can outperform the conventional CMOS technology, while the viable Our findings shed light into a new mechanism for NC operation, providing a simple yet effective material strategy for developing high speed, low-power 2D nanoelectronics.
Introduction
While the ever-growing thermal power becomes a central challenge faced by information technology in the post-Moore's law era 1 , ferroelectric-gated field effect transistors (FeFETs) operating in the negative capacitance (NC) mode provides a promising route for developing energy-efficient logic applications that can transcend the classic thermal limit for turning on the devices 2, 3 . For conventional transistors, the subthreshold swing (SS), defined as the gate voltage required to change the channel source-drain current by one order of magnitude (decade, dec), is determined by Boltzmann statistics:
which imposes a fundamental limit of 60 mV/dec at 300 K 2 .
Here ψ is the surface potential of the channel, is the channel capacitance, and is the gate capacitance. It has been proposed that by replacing the gate dielectric with a ferroelectric layer coupled with proper capacitance matching, it is possible to stabilize the device in the regime with a negative effective , which in turn reduces below the thermal limit (Eq. 1), known as steep slope switching 2 .
The key to accessing the intrinsic NC regime of ferroelectrics relies on the instability of the spontaneous polarization 2, 4 , which has been identified experimentally either in single layer ferroelectric capacitors in transient measurements during polarization switching 5 , or in ferroelectric/dielectric stacks [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] , exploiting the dielectric layer to stabilize the quasi-static NC mode. Since polarization switching is a first-order physical process, a hysteresis loop in the vs.
curve is inevitable, which means that the on and off switching must be operated at different voltages. Such an operation voltage span lowers the operation speed, increases energy consumption, and compromises the reliability of the device performance, and thus is not desired.
Alternative scenarios proposed to harness the NC effect include charge trapping 16 and polarization rotation effects 17 . While the underlying mechanism for the NC-FETs remains a central topic of debate, the technological implementation of this device concept calls for hysteresis-free operation 3 .
Since the initial proposal of the NC-FET, a wide variety of material systems have been investigated theoretically or experimentally as channel materials for NC-FET. Compared with conventional semiconductors 6, 7 , the two-dimensional (2D) layered transition metal 3 dichalcogenides (TMDC) such as MoS 2 and MoSe 2   8-14,18 offer an intrinsic advantage in terms of size scaling 19, 20 . 2D MoS 2 is a semiconductor with band gap of 1.2−1.8 eV, and has been widely investigated for building high-performance logic applications 19 , where high current on/off ratio 21, 22 , high mobility 23 , and high breakdown field 24 have been demonstrated using conventional dielectric gates, such as SiO 2 and HfO 2 [20] [21] [22] [23] [24] . Interfacing TMDC with ferroelectric oxides [9] [10] [11] [12] [13] [25] [26] [27] and polymers 8, 14, 18, 28, 29 further introduces new functionalities into the 2D channel, including nonvolatile memories, programmable junctions, and steep-slope transistors 30 .
In this work, we report hysteresis-free steep slope switching in few-layer and bilayer where a sudden boost of surface potential can be induced at an electric field well below the ferroelectric coercive field. Compared with conventional NC mechanisms that involve polarization switching, this mechanism is intrinsically low power and high speed. Our study thus provides new insights into the viable mechanism for the NC operation, and points to a novel and simple material scheme for achieving hysteresis-free steep slope transistors with reduced fabrication complexity.
Results

Characterization of polycrystalline PZT thin films
We work with 300 nm thick polycrystalline PbZr 0.35 Ti 0.65 O 3 films deposited on Pt/Ti/SiO 2 /Si substrates (see Supplementary Information for deposition details). Figure 1a shows the x-ray diffraction spectrum of the PZT film, which reveals predominant (001) and (111) growth with a small fraction of (110) grains. We estimate the average crystallite size from the full-width-halfmaximum (L) of the Bragg peaks using the Scherrer Equation, 2θ , where K = 1 is the Scherrer constant, θ is the Bragg angle, and λ 1.5406 Å. The averaged grain sizes are 27.8 ± 0.8 nm and 27.7 ± 0.5 nm for the (001) and (111) oriented grains, respectively. Atomic force 4 microscopy (AFM) measurements show that these films possess smooth surface morphology (Fig. 1b) , with a typical root mean squared roughness of 1-2 nm.
We have characterized the distribution and orientation of the PZT polarization using piezoresponse force microscopy (PFM). (Fig. 1h insert) . Within the hysteresis-free regime, we extracted a dielectric constant of 630−650, which is one to two orders of magnitude higher than those of conventional dielectrics such as SiO 2 and HfO 2 . The dielectric constant shows little variation in this V bias range, and can yield highly efficient doping in the 2D channel 30 .
Characterization of high-performance MoS 2 FET gated by PZT
We mechanically exfoliate few-layer and bi-layer MoS 2 flakes on PZT, and fabricate them into PZT back-gated transistor devices ( A. The SS remains below the 60 mV/dec thermal limit over four decades of channel current (10 10 A). In the reverse scan ( Fig. 2g) , SS is close to 60 mV/dec in the channel current range of 10 10 A, higher than the SS value observed in the forward scan. This discrepancy is likely due to the artifact associated with increased leakage current through the PZT gate rather than an intrinsic property of the device. As our measurement utilizes a two-point device geometry (Methods), I d is inevitably influenced by this current contribution. To illustrate this point, we also show the leakage current ( ) measured between the gate and drain electrodes, as shown in the lower panel of Fig. 2c . It is clear that the current floor of is in qualitative agreement with the leakage current level in both forward and reverse scans, and a higher is observed in the reverse scan within the negative regime. Once exceeds the leakage contribution, the transfer curve of the device is essentially free of hysteresis between the two scan directions, agreeing well with the dielectric measurement of the PZT gate (Fig. 1h inset).
Similar switching characteristics have been observed in a bilayer MoS 2 device (Fig. 3a) . As shown in Fig. 3b , a current switching ratio of 5 10 is achieved in the device within a small voltage window ΔV g of 0.76 V (-0.26 V to 0.5 V) in the forward -sweep. Compared with the few-layer device, the bilayer channel exhibits a much steeper slope in the initial turn-on characteristic at low channel current, with an SS min of 9.7 mV/dec at 10 A (Fig. 3c) , which highlights the superb performance combination of ultra-low supply voltage and high current on/off ratio in our devices. Within the noise level of the measurements (1-2 mV), all devices exhibit essentially zero-hysteresis switching at . Despite the simple material scheme, the minimum SS of 9.7 mV/dec observed in our bilayer MoS 2 device is comparable with the best result reported in hysteresis-free NC FETs (5.6 mV/dec in Ref. [13] ) using ferroelectric/dielectric stack gates (Fig. 4c) .
Theoretical modeling of the DW enabled NC effect
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Unlike previous experimental studies of NC-FETs based on ferroelectric/dielectric stack gates [6] [7] [8] [9] [10] [11] [12] [13] , the sub-60 mV/dec SS acquired in our devices in the hysteresis-free region of PZT suggests the existence of a quasi-static NC mode without the presence of an additional dielectric layer and hence the associated capacitance matching. The switching occurs at a gate bias significantly smaller than the coercive field (E c ) of the ferroelectric gate, further ruling out the contribution of polarization reversal to the steep slope switching. As shown in Eq. 1, the key to accessing the NC mode is to have the gate-induced surface potential change in the semiconductor channel exceed the applied voltage, or 1. This requires the second-order derivative of the Gibbs free energy to be negative, which can be realized in ferroelectrics below T C near the centrosymmetric transition state during polarization reversal, as shown in Fig. 5a . The initial proposal of the NC FET device concept thus builds on this polarization switching region which is a first-order process that inevitably leads to switching hysteresis, it has been theoretically predicted that the sudden change of ψ in the semiconductor channel can also be achieved through ferroelectric polarization rotation from the in-plane to out-of-plane orientation, which can lead to hysteresis-free operation with higher speed and lower energy consumption 17 .
In our experiments, the SS falls below the Boltzmann limit within the hysteresis-free region at an applied field well below E c , suggesting that it is not driven by polarization reversal. To understand the underlying mechanism, we carried out three-dimensional (3D) force field simulations based on the Landau-Ginzburg-Devonshire (LGD) theory 35 , in which the thermodynamic potential (Gibbs free energy) can be expressed as: ,
where , , , and are the energy densities associated with the thermodynamic potential of a PZT single crystal, elastic energy, dipole gradient, and electrostatic energy, respectively (see Supplementary Information for modeling details). Fig. 5c shows the simulation result for an equilibrated multiple-domain structure in PZT. There are equal volumes of up and 8 down polarization domains, which minimizes the electrostatic energy ( ) cost induced by depolarization field 36 . Near the surfaces, the dipoles mostly lie in the plane to satisfy the continuity of electric displacement, minimizing . This leads to vortex or anti-vortex like chiral dipole structures at the domain walls, which is consistent with previous experimental observation and theoretical simulations 15, 37, 38 . We then impose a gate voltage on this equilibrated model in a sweeping sequence of 0 → 0.5 → 0 → -0.5 → 0 V, and calculated the evolution of local dipoles (Fig. 5d ) and associated channel current with respect to . Fig. 5d shows the simulated profile for the polarization change (∆ ) upon sweeping across -0.25 V,
where an abrupt increase in the polarization occurs only at the DWs. This local boost of ∆ can be well correlated with a sudden jump in , as clearly shown in the simulated transfer curves (Fig. 5e ). The corresponding SS reaches the minimum value of about 27 mV/dec at 3 10 A, and remains below the 60 mV/dec limit for more than three decades of . Without considering the leakage contribution, the forward and backward gate sweeps overlap with each other. The simulated transfer characteristics thus well capture the main features of the experimental observation.
With the simulation results, we attribute the experimentally observed hysteresis-free sub-60 mV/dec switching to the negative capacitance states at the DWs, which are abundant in polycrystalline PZT (Figs. 1c-f ) 31 . In this scenario, the DW regime possesses significantly suppressed local polarization due to their neighbors with antiparallel dipole orientations. These metastable polar states are delicate and have the tendency to collapse into a polar state upon external perturbation, which is manifested as the enhanced dielectric susceptibility observed in the DWs 15, 38 . An external electric field can thus induce a much larger increase in the dipoles at the DW compared with the dipoles inside the uniformly polarized domains. The simulated jump in the polarization is on the order of 0.004 C/m 2 , on the same order of magnitude as that measured in our PZT films at V bias below the coercive voltage (Fig. 1h) . Even though this polarization value is much smaller than the remanent polarization of bulk PZT, it is comparable with that of (Hf,Zr)O 2 13 and large enough to induce a significant boost in ψ (0.76 V), as indicated in Fig. 5b . Besides, the electrostatic energy required for modulating the DW regions between the non-polar and NC states is much smaller than that for reorienting the polarization within the uniformly polarized domains (Supplementary Information), leading to an approximately zero hysteresis window in the vs. curve.
The responsiveness of DWs also naturally explains the discrepancy in the transfer characteristics between the forward and reverse V g -scans at the initial turn-on region of MoS 2 device (Figs. 2c and 3b) . Previous conductive-probe AFM studies have revealed thermally activated, diode-like conduction at DWs in PZT 39 . In the polycrystalline PZT film, a high density of DWs is present at zero bias, which accounts for a higher leakage current in the reverse scan to the negative regime. Once the metastable states are polarized by the gate bias, the volume fraction of the DWs in PZT is reduced, leading to lower leakage current. We then incorporated the leakage contribution in the model (Supplementary Information), and this can successfully reproduce the softening of the turn-on behavior of the transfer curve (Fig. 5e ).
Discussion
It is worth noting that utilizing the DW enabled NC state to construct the steep slope FETs has distinct advantages in terms of device performance compared with the extensively studied mechanisms based on polarization switching. It builds upon the small perturbation to a metastable polarization-suppressed state within the DWs, where a sudden boost in polarization can be induced by an electric field well below E c . It is thus intrinsically hysteresis-free and low energy. As the process does not involve dipole reorientation, it also promises high operation speed. The fact that it does not require an additional dielectric layer further reduces the fabrication complexity. This mechanism is expected to be general applicable to DW-rich ferroelectric systems, such as polycrystalline thin films and films deposited along a crystalline orientation off the major polar axis. In fact, sub-60 mV/dec SS has previously been observed in MoS 2 FETs with a single layer ferroelectric polymer gate 14, 18 ( Fig. 4c) , which naturally host abundant DWs. While previous study attributes the NC effect to the possible existence of an interfacial dead layer 18 , it is likely driven instead by the DWs. On the other hand, engineering low leakage current in the DW-rich ferroelectrics is critical for practical implementation of DWbased NC-FETs.
In terms of the MoS 2 channel, even though we have achieved similar current on/off ratios in the few-layer and bilayer devices, they exhibit distinct turn-on behaviors. The few-layer MoS 2
shows steep-slope switching over four decades of channel current, with only moderate V g -dependence of SS. The bilayer device, in sharp contrast, possesses a much steeper initial turn on with an SS min that is only 26% of the value for the few-layer device, while the sub-60 mV/dec SS only persists for two decades of current. The key parameter that determines the transfer characteristics is the layer thickness, as the stabilization of the NC mode depends on the relative length scales of film thickness and depletion length of MoS 2 . Regarding the optimal thickness for MoS 2 , it is contingent upon the channel mobility and required operation current level for the specific applications.
In summary, we demonstrated hysteresis-free steep slope MoS 2 FETs utilizing a single ferroelectric layer without additional dielectric matching. These devices exhibit current on/off ratios up to 8×10 6 within an ultra-low gate voltage window of 0.5 V and a minimum SS of 9.7 mV/dec at room temperature, well below the Boltzmann thermal limit for conventional FETs.
Theoretical modeling points to a new operation mechanism for NC-FETs, where the NC mode is enabled by the metastable polar states within ferroelectric domain walls. With solution-processed, easy-to-fabricate polycrystalline ferroelectric thin films, single layer gate geometry, sub-60 mV/dec SS and ultra-low working voltages, our work points to a novel cost effective material strategy for developing high performance low power 2D nanoelectronics.
Methods
Characterization of PZT thin films. The structural properties of the polycrystalline PZT films were characterized using a Rigaku SmartLab Diffractometer with Cu K α radiation (λ = 1.5406 Å).
The surface and PFM characterizations of the PZT films were carried out on a Bruker Multimode 
